Abstract -The paper presents the results of a study into the optimal switch mode sequence for a multi-level flying capacitor inverter to synthesis a sinewave voltage -under staircase angle control. It is shown that a properly selected sequence will yield the voltage and loss balances in capacitor voltages and switching devices respectively and minimize the load voltage THZ) values. A general mathematical model for an N-level inverter is presented which can be conveniently applied for computer simulation of any operating mode.
Multilevel inverters are a type of power converter topologies aimed at high power applications such as traction motor drives and static power conditioning systems. In a multilevel inverter, an increased number of power switches are configured to provide several levels of voltage to the load. The invertzr can then be controlled in a simple manner to synthesize an approximated sinusoid from the available voltage level states. There are several benefits of multilevel inverters compared with present two-level pulsewidth modulation inverters. These circuits allow existing power switches to be used in systems where voltages higher than the individual switch rating are applied to the load. The switching losses in the power converters are reduced because of the increased flexibility for voltage waveform synthesis offered by the increased number of voltage levels. In addition, as the harmonic distortion of the output wave is much decreased less filtering is required. For applications in adjustable speed drives, the voltage stress across the motor winding is reduced due to lower voltage change rates(dV/dt). There are three main types of multilevel inverter topology E1221:
Diode-clamped Flying-capacitor Cascade-bridge The diode-clamped circuit imposes restrictions on the allowed switching modes and requires a carefully designed control strategy for capacitor voltage balancing. The cascadebridge has the problem of using separate isolated multiple DC power(supp1ies and hence can be expensive.
The flying-capacitor voltage source multilevel inverter uses capacitors to clamp the voltages of the power switch chain nodes. The three-level implementation of this circuit is shown in Figure 1 . An important advantage of this circuit lies in having multiple switching combinations for the same voltage level. This gives flexibility in switching control strategies to achieve optimized output performance. The topology was first disclosed in the early 1990s by Meynard and Foch [3,4, 51. The power switches are operated as complementary pairs, and intermediate voltage levels are realized by routing the load current through paths that include the clamping of cell capacitors. This paper presents a system level study of the flyingcapacitor multilevel inverter using computer simulation. Taking a three-level circuit as an example, a systematic method for switching mode analysis is described. A mathematical model for a general N-level flying-capacitor inverter is given. Finally a switching sequence which is optimal for obtaining both capacitor voltage and switch duty cycle balancing and satisfying the required harmonic performance is presented. 
OPERATING FEATURES
The flying-capacitor inverter can theoretically be constructed to give an unlimited number of voltage levels, but practical designs are usually limited to six levels. The number of possible voltage levels is related to the number of power switching devices connected in series in each inverter leg. The circuit inverter leg is in the form of a series of connected cells nested inwardly toward the load from the dc-link. Each cell has a capacitor and two bi-directional power switches operated in a complementary fashion. In an N-cell inverter each limb has 2N switches and applies N+l distinct dc voltage levels from zero to Vdc across the load. The singlephase full-bridge inverter can also apply negative voltage levels across the load and so an N-cell inverter has 2N+l distinct voltage levels.
0-7803-7640-4/02/$17.00 0 2002 IEEE The operation modes of a flying-capacitor single-phase bridge inverter need to be analysed systematically as the circuit is complex and the degree of complexity increses with the number of voltage levels. It is important to note that a valid operation mode for a flying-capacitor voltage source inverter must satisfy the following conditions; namely it does not cause short-circuiting of the input voltage source/capacitors, and it defines the output voltage of the inverter in a finite level. The analysis can be illustrated by using a two-cell, threelevel inverter as an example. As shown in Figure 1 , there are eight switching device and anti-parallel diode pairs in the circuit. To satisfy condition 1 the switches in each leg are controlled in complementary pairs, i.e.
where S, and S, represent the left and right half-leg switch states, respectively. Thus there are only four independent switches. Setting 1 for when a switch is ON and 0 for when it is OFF, there are sixteen valid switching modes producing five distinct voltage levels. Fig. 2 lists all these switching states and their corresponding voltages with associated current paths highlighted. As can be seen, there is more than one switching mode capable of synthesizing the half DC voltage level (4 for +VDc/2 and 4 for -Vm/2). These intermediate voltage levels are associated with either charging or discharging the cell-capacitors. In order to maintain charge equilibrium on the capacitors in continuous operation, a switching sequence must be arranged by adequate selection of the switching states. This will be discussed in the next section.
the above analysis to an N-cell inverter, the number of switching modes, M, capable of producing any particular voltage level can be calculated by the formula
Extending
where k defines the level number and equals 0 for the OV level and N for the maximum voltage level in an N-cell inverter, thus
The above relationships are useful in quantifying the complexity of the operating modes available in flyingcapacitor inverters. This complexity increases greatly as the number of levels is increased and is illustrated by the different level inverter characteristics in Table 1 . 
OPTIMAL SWEWAVE GENERATIONS
To synthesize a desired sinusoidal waveform the flexibility of multiple voltage levels :llows simple staircase control whereby each voltage level is applied across the load at predefined electrical angles in a fundamental cycle. The power quality of the output voltage is an important criterion in selecting the control angles. This is defined, in general, by the level of total harmonic distortion (THD) whilst achieving the desired fundamental amplitude. In addition, for threephase ac drives the suppression of low order harmonics are often required. The three-phase inverter gives line-line voltage triplen harmonic cancellation, so elimination of the low order harmonics (the 5" , 71h , 11" ..., depending on the number of levels) in the single-phase waveform is important. Thus for a three-level flying-capacitor inverter, if the required amplitude modulation index is 0.9 and the DC-link voltage is 312 V, the angles chosen are el= 0.3056rad., €I2= 0.75 14rad.,
It is worth noting that staircase angle control using all the available voltage levels is limited to generating high fundamental amplitude [6] . If the required voltage level is low, then the higher voltage levels are not used and the computation of angles is performed on the equivalent of a lower order level inverter. Altemative schemes using a castlelated waveform have been shown to provide low harmonic distortion levels for low fundamental amplitude.
Having obtained the switching angles the control must decide on the switching state to be selected at each voltage level since for a flying-capacitor inverter there are more than one switching modes available for the same voltage level. The selection should obey the following three conditions; namely,:
voltage transition, allow one independent switch changing state per maintain capacitor voltage balancing, and maintain equal switch device usage The first condition above is to keep the power device switching losses in the system to a minimum in order to maintain the highest system efficiency. In large inverters the loss associated with a power switch transition is significant and so the number of power switches being turned on or off in a cycle needs to be minimized. Therefore only one pair of switches are allowed to commutate at every voltage level change. The second condition above takes into account capacitor voltage balancing and the third ensures equal device power sharing. Capacitor voltage drift from a predefined restricted band leads to individual power switches operating above their rated voltage blocking limit and can be dangerous. The flying-capacitor inverter can operate with inherent capacitor voltage balancing, so long as the control utilizes all the modes of charging and discharging at an intermediate voltage level [7, 81. Figure 3 shows all the possible current paths for a one cell-capacitor.
The paths 0 and 3, and the paths 1 and 2 form complementary pairs where their correct usage can ensure balancing of the capacitor voltages and device power loss. In the steady state, paths 1 and 2 can be used over consecutive cycles. As long as their operating period coincides with the same angular position in a cycle the net current to the capacitor will be zero and and device losses are the same. In the case of paths 0 and 3, their complementary usage must entail the same angular periods where the current is of equal and opposite polarity, ensuring the same losses in each power device. Thus for a two-cell inverter, if the four independent switches are in OFF state initially, a suitable switching state sequence for synthesizing the positive half-cycle of a sinewave may be . It can be seen that the capacitor voltages are balanced within a complete sinusoidal cycle as charging and discharging of each of them takes place at the same voltage levels for the same length of time. Meanwhile the tum-on duration for devices at the same voltage level but different legs are also equal. If the initial switching state is different from the above the switch sequence satisfying the above stated requirements will be different. For inverters with more than two capacitor cells, selecting switching sequences for synthesizing a sinewave is more complicated. For example, for a three-cell, four-level circuit, the available switch combinations for one half-limb to synthesize a sinewave, when the other half-limb is shorted to the negative.DC link, are listed in Table 2 . As can be seen, there are, respectively, three switching states giving 1/3rd and 213"' intermediary voltage levels. Each state has a different chargingldischarging effect on the two cell capacitors. Thus if a switch mode sequence, given as that listed in the cycle 1 section of the Table 3 , is applied to generate the first halfcycle of a sinewave, the need to balance the capacitor voltages entails the switch mode sequences for the positive half of the second and third cycles be these listed respectively in Table 3 . This ensures that equal charging and discharging of two capacitors are achieved through the use of different modes over the same angular period in different cycles. Thus an inverter with more than two cells (three levels) needs more than one possible series of sinusoid switching sequences that can achieve balancing. It will take N (N=No of cells) cycles to balance the capacitor voltages and equalize the conduction losses in the switches. The above matrix relationships governing the flying-capacitor inverter can be incorporated within a simple fixed timestepping procedure to calculate the load voltage v, and current io with a 'particular switch state operated over a specific time period. By combining different switch states operated over different time-periods any switching sequence pattem can be simulated efficiently. This feature is very useful for analyzing inverter operation when synthesizing a sinusoid using a fixed control switching sequence. For example in a three-cell, single-phase inverter the A and C , matrices are as follows:
where C, is the basic cell capacitance. Solving equations (I), (2) and (3) by iteration, the complete output load waveforms can be found for a given switching mode as defined by S. A series of modelling runs were conducted with all the possible bipolar sequences that give balanced inverter operation in terms of the criteria listed in Section 3. There are 72 possible permutations that satisfy these conditions. Each produces an output voltage waveform with a different THD Characteristic. Whilst the one giving lowest THD is naturally preferred, the control must ensure that the voltages across the cell-capacitors are constrained within the range defined by the device blocking voltage rating. Simulation studies on all 72 switching patterns were carried out to analyze these issues and one of these is presented in section IV below.
v. SIMULATION RESULTS
A load of 5 ! 2 and 13.7 mH in series was used in the simulation to represent a 5.5 kW induction motor phase and the 50 Hz inverter dc-link voltage was set to 300 V. The load waveforms and cell-capacitor voltages are shown in Figure  5 (a) with an individual cell-capacitor of 10000 pF for a low THD characteristic. The waveforms are displayed over three cycles to illustrate the inherent capacitor voltage balancing of the switching state sequence used. Figure 5@ ) displays the spectrum of the load voltage waveform. There are 'subharmonics' at multiples of a 1/3rd of the fundamental since the waveform repeats itself every three cycles; and these are included in the THD calculation. The example load waveforms were produced for one particular switching state sequence that has a fairly constant THD characteristic irrespective of cell-capacitance. There is a spread of characteristics for the different switching patterns, with some not exhibiting a constant characteristic. Certain pattems cause an increase in the harmonics of the waveform as the capacitance increases and cause an opposite effect. The paper has investigated the available operating modes for a flying-capacitor form of multilevel inverter. The optimum switch sequence for a four-level inverter synthesizing a sinewave signal has been deduced. The criteria used incorporate the lowest number of switching transitions, equal device usage and capacitor voltage balance. A matrix model capable of expressing all modes of operation of the circuit is presented. 
